brain/
sourcestock-market

Autoresearch: CoWoS advanced packaging capacity — May 2026 update

TSMC May 14 symposium: CoWoS yield 98%, 5 new fabs, 130K WPM target by late 2026; BESI orders doubled in Q1 2026; supply gap persists into 2027; NVIDIA books 60% of all CoWoS

Source

Autoresearch: CoWoS advanced packaging capacity — May 2026 update

Generated by /autoresearch on 2026-05-19. Synthesized across 3 rounds from search snippets (WebFetch HTTP 403 throughout). Grokipedia anchor: skipped (HTTP 403 known). Treat as raw material — review before promoting. Context: vault/projects/stock-market

Summary

TSMC's May 14, 2026 Technology Symposium in Hsinchu delivered the most recent CoWoS capacity data: yield above 98%, CoWoS + SoIC capacity growing >80%/year through 2027, 5 new fabs coming in 2026, and a target of 130,000 wafers/month by late 2026 (up from ~35,000 in late 2024). Despite this aggressive expansion, analysts expect only a "slight easing" in the CoWoS supply-demand gap by 2027 — NVIDIA alone books 60% of all CoWoS capacity through 2027. BESI Q1 2026 orders more than doubled YoY (€269.7M) with a ~€400M backlog and Q2 guidance of +30-40% sequential revenue growth — the clearest financial confirmation yet that the CoWoS bottleneck is translating into equipment supplier revenue. ASE is doubling advanced packaging sales to $3.2B in 2026 and winning TSMC outsourced CoWoS work due to TSMC's persistent 15-20% supply gap.

Findings

TSMC May 14 Symposium: most recent capacity commitments

At the 2026 Taiwan Technology Symposium (May 14, Hsinchu), TSMC VP for business development Yuan Li-pen disclosed (Winbuzzer, May 18, Focus Taiwan, May 14):

  • CoWoS yield: >98% on the 5.5-reticle-size CoWoS solution (the largest chip-on-wafer-on-substrate packaging ever produced at volume, supporting 12 HBM chips per package).
  • 5 new fabs coming online in 2026, primarily for advanced packaging and 2nm capacity.
  • CoWoS + SoIC capacity CAGR: >80%/year through 2027. At that rate, capacity roughly triples from 2025 to 2027.
  • Third-generation CoWoS volume production started in 2026 — this generation supports 12 HBM stacks per chip (up from 8 in previous generation), significantly increasing per-chip HBM content.
  • Target: 130,000 CoWoS wafers/month by late 2026 (from ~35,000 WPM in late 2024 — nearly 4x in ~24 months) (FinancialContent, Feb 2026).
  • New process nodes unveiled: A13, A12, N2U.
  • Chiayi AP7 complex is becoming the world's largest advanced packaging hub, with multiple phases online 2025-2027.

Key interpretation: The May 14 symposium is post-the date range of the existing wiki page. This is genuinely new confirmation of the capacity trajectory and yield maturity — 98% yield removes prior technical risk concerns about CoWoS yield drag.

Supply-demand: NVIDIA dominates, gap persists into 2027

NVIDIA books approximately 60% of all TSMC CoWoS capacity — an estimated 595,000 wafers in 2026 (Astute Group). NVIDIA has TSMC's advanced packaging lines booked several years ahead, leaving minimal room for ASIC competitors (WCCFTech).

TrendForce (April 30, 2026) characterized the semiconductor supply chain as an "arms race," noting that AI competition has tightened advanced packaging AND 3nm capacity simultaneously (TrendForce). Even with TSMC targeting 130,000 WPM by year-end, TrendForce projects only a "slight easing" in the 2.5D packaging supply gap beginning in 2027 — not equilibrium. The demand curve is structurally above the capacity curve.

TSMC outsourcing to OSATs: Due to a persistent 15-20% supply-demand gap, TSMC is outsourcing CoWoS-like work to ASE and Amkor (Digitimes, Jan 2026). This is the clearest signal that TSMC itself cannot close the gap through internal expansion alone.

ASIC shift to EMIB (Intel): TrendForce notes that as ASICs from hyperscalers scale in size, they are expected to shift from CoWoS to EMIB (TrendForce, Nov 2025) — Intel's Embedded Multi-die Interconnect Bridge packaging technology used in the Intel/Apple thesis. This is a second-order signal for the Intel thesis: if hyperscaler ASICs migrate to EMIB, Intel's packaging technology becomes a routing path.

BESI: orders doubled, backlog €400M, Q2 guide +30-40%

BE Semiconductor (BESI) Q1 2026 results (StockTitan / BESI press release, Investing.com):

  • Revenue: €184.9M (+28.3% YoY), driven by 2.5D AI/data center and mobile applications.
  • Orders: €269.7M — more than doubled YoY, driven by hybrid bonding (multiple customers, multiple applications) and photonics.
  • Backlog: ~€400M (six-month lead times, creating forward revenue visibility through Q3 2026).
  • Q2 2026 guidance: +30-40% sequential revenue — implies Q2 revenue of ~€240-260M, a new record.
  • Gross margin guidance: 64-66% (premium tool margins supported by tight supply).
  • Needham named BESI a Top Pick specifically on HBM hybrid bonding thesis (Investing.com): hybrid bonding for HBM4/HBM4E is the next major adoption wave, with BESI's tools needed for the next-generation memory stack.
  • Lead times: 12-18 months for hybrid bonders — meaning Q1 orders land as revenue in Q3-Q4 2026.

Key: BESI's order doubling is a real-money data point confirming that CoWoS-related tool spending is accelerating, not plateauing. The 12-18 month lead times also mean any future CoWoS capacity expansion announced today won't produce throughput until H2 2026 at earliest.

ASE: sales doubling, wins TSMC outsourced CoWoS work

ASE Technology (ASX/ASX.TW), the world's largest chip assembler, expects advanced packaging sales to double in 2026 to $3.2B (EE Times). Key data points:

  • Bought NT$2.8B Zhunan facility in January 2026 with packaging orders spanning NVIDIA, AMD, and others (TrendForce, Jan 2026).
  • ASE's advanced packaging capacity projected to exceed 200,000 wafers by 2027.
  • TSMC outsourcing gap: ASE is "likely to be the primary beneficiary" of TSMC outsourcing over the next 2-3 years given the structural supply gap (Digitimes).

What would signal the crunch easing?

Per analyst and company data, the CoWoS crunch does NOT ease before 2027. Signals to watch:

  • TSMC quarterly disclosure of WPM utilization — if they stop mentioning the supply gap in earnings calls, that's early equilibrium signal.
  • BESI order growth rate normalizing (orders doubling is the crunch; orders growing 20% YoY would be easing).
  • NVIDIA booking less than 60% of total CoWoS capacity, allowing ASIC/custom silicon customers to fill in.
  • ASE or Amkor announcing that TSMC outsourcing volumes are declining (reversal of the current outsourcing push).

Contradictions and open questions

  • Supply easing timeline: TSMC is on track to nearly 4x CoWoS capacity in 2 years (35K → 130K WPM). Yet TrendForce says only "slight easing" by 2027. The contradiction suggests demand is growing at least as fast as supply — the 80%+ CAGR on capacity is not outrunning 70%+ YoY demand growth.
  • EMIB competition from Intel: TrendForce's note that ASICs are shifting to EMIB is the first direct competitive signal for CoWoS. If Intel 18A packages with EMIB at scale, some ASIC demand could route around TSMC's CoWoS entirely. This could simultaneously weaken CoWoS thesis and strengthen the Intel fab thesis.
  • OSAT CoWoS-like technology: Digitimes noted TSMC plans to "expand CoW Orders in 2H26 as OSAT CoWoS-like tech rises." This suggests non-TSMC CoWoS alternatives (OSAT CoWoS-like) are maturing — a mild supply-side relief valve, but also a signal that CoWoS is becoming less TSMC-proprietary.
  • BESI valuation: Orders doubling and +30-40% Q2 guidance are strong, but if these metrics are already widely known, the stock may be pricing them in. The question is whether HBM4 hybrid bonding adoption (the next wave BESI cites for 2027-2030) will sustain the growth rate after the current 2026 CoWoS-driven cycle.

Provenance

Rounds run: 3 of 3

Sub-questions by round:

Round 1:

  1. What new CoWoS capacity expansions has TSMC announced in May 2026?
  2. What are BESI and ASE saying about CoWoS packaging tool demand and capacity?
  3. Is there any analyst data showing CoWoS supply catching AI packaging demand in 2026?
  4. What is the latest on alternative advanced packaging (EMIB, SoIC) that could compete with CoWoS?

Round 2 (drill-down):

  1. TSMC May 14 Hsinchu symposium specifics — targeted the most recent (post-May 15) capacity announcement
  2. BESI Q1 2026 financials — targeted equipment supplier financial confirmation of thesis

Round 3 (resolve remaining uncertainty):

  1. Supply-demand gap timeline — targeted when analysts expect equilibrium vs. "slight easing"

Anchor source: skipped (HTTP 403 known)

URLs fetched: 0 successful, 0 attempted (network policy block)

Tools used: WebSearch (3 searches, 4 queries). Generated: 2026-05-19

Referenced by